Which of the following pair of gates can form a latch?

Related MCQs

• We say that a set of gates is logically complete if we can build any circuit without using any other kind of gates. Which of the following sets are logically complete
• Which of the following conditions is not allowed in an RS latch?
• When the write enable input is not asserted, the gated D latch ______ its output.
• Assertion (A): Each memory chip has its own address latch. Reason (R): ALE signal comes out of microprocessor 8085 and goes to memory chip.
• In max mode, control bus signal So,S1 and S2 are sent out in form
• In 8086 the number of bytes which can be addressed directly is about
• Using DeMorgan’s Theorem we can convert any AND-OR structure into
• The timing difference between a slow memory and fast processor can be resolved if
• In Fortran 77 a variable name can contain special characters.
• An e-mail message can be sent to many recipients.