- Computer Science Engineering (CSE)
- Digital Electronics and Logic Design
- How many AND gates are required to reali...

Q. |
## How many AND gates are required to realize Y = CD+EF+G |

A. | 4 |

B. | 5 |

C. | 3 |

D. | 2 |

Answer» D. 2 |

View all MCQs in:
Digital Electronics and Logic Design

- How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB
- How many two-input AND and OR gates are required to realize Y=CD+EF+G
- An output gate is connected to four input gates; the circuit does not function. Preliminary tests with the DMM indicate that the power is applied; scope tests show that the primary input gate has a pulsing signal, while the interconnecting node has no signal. The four load gates are all on different ICs. Which instrument will best help isolate the problem?
- What is the minimum number of 2 input NAND gates required to implement the function F = (x'+y') (z+w)
- 4: How many gates (minimum) are needed for a 3-bit up-counter using standard binary and using T lip-lops ? Assume unlimited fan-in.
- How many 74LSTTL logic gates can be driven from a 74TTL gate?
- What is the difference between the 54XX and 74XX series of TTL logic gates?
- Which one of the following set of gates are best suited for 'parity' checking and 'parity' generation.
- In which of the following gates, the output is 1, if and only if at least one input is 1?
- Which of the following gates would output 1 when one input is 1 and other input is 0 ?

Login to Continue

It will take less than 2 minutes

Report MCQ