- Computer Science Engineering (CSE)
- Digital Electronics and Logic Design
- Minimize the following logic function us...

Q. |
## Minimize the following logic function using K-maps F(A,B,C,D) = m(1,3,5,8,9,11,15) + d(2,13) |

A. | a b\ c\ + c\ d + b\d + ad |

B. | c\ d + b\d + ad |

C. | a b\ c\ + b\d + ad |

D. | a b\ c\ + c\ d + b\d |

Answer» A. a b\ c\ + c\ d + b\d + ad |

View all MCQs in:
Digital Electronics and Logic Design

- A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate?
- Minimize the logic functionY(A,B,C,D) = IZm(0,1,2,3,5,7,8,9,11,14) . Using Karnaugh map.
- The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either
- Positive logic in a logic circuit is one in which
- In a positive logic system, logic state 1 corresponds to
- The logic 0 level of a CMOS logic device is approximately
- Among the logic families, Slowest logic family is
- The logic 0 level of a CMOS logic device is approximately
- Why is a pull-up resistor needed when connecting TTL logic to CMOS logic?
- The problem of different current requirements when CMOS logic circuits are driving TTL logic circuits can usually be overcome by the addition of:

Login to Continue

It will take less than 2 minutes

Report MCQ