McqMate
Sign In
Hamberger menu
McqMate
Sign in
Sign up
Home
Forum
Search
Ask a Question
Sign In
McqMate Copyright © 2024
→
Computer Science Engineering (CSE)
→
Computer Architecture
→
The delay reduced to in the carry look a...
Q.
The delay reduced to in the carry look ahead adder is
A.
5
B.
8
C.
10
D.
2n
Answer» A. 5
Explanation: none.
1.9k
0
Do you find this helpful?
11
View all MCQs in
Computer Architecture
Discussion
No comments yet
Login to comment
Related MCQs
In a normal n-bit adder, to find out if an overflow as occurred we make use of
The multiplicand and the control signals are passed through to the n-bit adder via
The time delay between two successive initiations of memory operation
The minimum time delay between two successive memory read operations is
The processor must take into account the delay in accessing the memory location, such memories are called
The usual implementation of the carry circuit involves
The carry generation function: ci + 1 = yici + xici + xiyi, is implemented in ____________
Which option is true regarding the carry in the ripple adders?
The usual implementation of the carry circuit involves _________
The miss penalty can be reduced by improving the mechanisms for data transfer between the different levels of hierarchy.