McqMate
Sign In
Hamberger menu
McqMate
Sign in
Sign up
Home
Forum
Search
Ask a Question
Sign In
McqMate Copyright © 2026
→
Computer Science Engineering (CSE)
→
Digital Logic Circuits (DLC)
→
Synchronous counter use ...
Q.
Synchronous counter use global clock, unlike asynchronous counter.
A.
one
B.
two
C.
three
D.
zero
Answer» A. one
3.9k
0
Do you find this helpful?
37
View all MCQs in
Digital Logic Circuits (DLC)
Discussion
No comments yet
Login to comment
Related MCQs
Internal propagation delay of asynchronous counter is removed by
In counter universal clock is not used.
One of the major drawbacks to the use of asynchronous counters is that
Synchronous counter is a type of
The asynchronous input can be used to set the flip-flop to the
Hold time is the time needed for the data to after the edge of the clock is triggered.
In D flip-flop, if clock input is HIGH & D=1, then output is
Input clock of RS flip-flop is given to
At the end of the clock pulse the value of output Q is uncertain. The situation is referred to as?
After two clock pulses, the register contains