The fan-out of a MOS-logic gate is higher than that of TTL gates because of its

Related Questions

• An output gate is connected to four input gates; the circuit does not function. Preliminary tests with the DMM indicate that the power is applied; scope tests show that the primary input gate has a pulsing signal, while the interconnecting node has no signal. The four load gates are all on different ICs. Which instrument will best help isolate the problem?
• A TTL NAND gate with IIL(max) of –1.6 mA per input drives eight TTL inputs. How much current does the drive output sink?
• The inverter OR-gate and AND gate are called deeision-making elements because they can recognize some input while disregarding others. A gate
• Which of the following gates are added to the inputs of the OR gate to convert it to the NAND gate ?
• It is best not to leave unused TTL inputs unconnected (open) because of TTL's
• If the region beneath the gate is left initially uncharged the gate field must induce a channel before current can flow. Thus the gate voltage enhances the channel current and sucha device is said to operate in the
• What causes low-power Schottky TTL to use less power than the 74XX series TTL?
• One advantage TTL has over CMOS is that TTL is
• Ten TTL loads per TTL driver is known as:
• What should be done to unused inputs on TTL gates?