74HC163 has two enable input pins which are and                 

Related MCQs

• If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be
• When an IC has two rows of parallel connecting pins, the device is referred to as:
• THE FOUR OUTPUTS OF TWO 4-INPUT MULTIPLEXERS, CONNECTED TO FORM A 16-INPUT MULTIPLEXER, ARE CONNECTED TOGETHER THROUGH A 4-INPUT                   GATE
• 8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now
• A J-K lip-lop has its J-input connected to logic level 1 and its input to the Q output pulse is fed to its clock input the flip-flop will now
• How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB
• What is the minimum number of two-input NAND gates used to perform the function of two input OR gate ?
• An output gate is connected to four input gates; the circuit does not function. Preliminary tests with the DMM indicate that the power is applied; scope tests show that the primary input gate has a pulsing signal, while the interconnecting node has no signal. The four load gates are all on different ICs. Which instrument will best help isolate the problem?
• The number of two input multiplexers required to construct a 210 input multiplexer is,
• A bidirectional 4-bit shift register is storing the nibble 1110. Its input is LOW. The nibble 0111 is waiting to be entered on the serial data-input line. After two clock pulses, the shift register is storing .