- Computer Science Engineering (CSE)
- Digital Electronics and Logic Design
- For a gated D-Latch if EN=1 and D=1 then...

Q. |
## For a gated D-Latch if EN=1 and D=1 then Q(t+1) = |

A. | 0 |

B. | 1 |

C. | q(t) |

D. | invalid |

Answer» B. 1 |

View all MCQs in:
Digital Electronics and Logic Design

- If the S and R inputs of the gated S-R latch are connected together using a gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch)
- If we multiply ' 723 ' and ' 34 ' by representing them in floating point notation i.e. By first, converting them in floating point representation and then multiplying them, the value of mantissa of result will be
- If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be
- If S=1 and R=0, then Q(t+1) = for positive edge triggered flip-flop
- If S=1 and R=1, then Q(t+1) = for negative edge triggered flip- flop
- If S=1 and R=1, then Q(t+1) = for negative edge triggered flip- flop
- When signed numbers are used in binary arithmetic, then which one of the following notations would have unique representation for zero.
- If a logic gates has four inputs, then total number of possible input combinations is
- If a logic gates has four inputs, then total number of possible input combinations is
- When decisions demand two possible actions, the IF/THEN/ELSE control structure is used.

Login to Continue

It will take less than 2 minutes

Report MCQ