McqMate
Login
Register
Home
Search
Login
Register
Computer Science Engineering (CSE)
Digital Electronics and Logic Design
If S=1 and R=0, then Q(t+1) = ...
Q.
If S=1 and R=0, then Q(t+1) = for positive edge triggered flip-flop
A.
0
B.
1
C.
invalid
D.
input is invalid
Answer» B. 1
View all MCQs in:
Digital Electronics and Logic Design
Discussion
Comment
Related Questions
In a positive edge triggered JK flip-flop, a low J and low K produces
For a positive edge-triggered J-K flip-flop with both J and K HIGH, the outputs will if the clock goes HIGH.
A positive edge-triggered flip-flop changes its state when
A positive edge-triggered flip-flop changes its state when
If S=1 and R=1, then Q(t+1) = for negative edge triggered flip- flop
If S=1 and R=1, then Q(t+1) = for negative edge triggered flip- flop
41: In a ripple counter using edge triggered JK flfp-flops, the pulse input is applied to the
WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO -------
WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO
A J-K flip-flop has two control inputs. What happens to the Q output on the active edge of the clock if both control inputs are asserted simultaneously?
Login to Continue
It will take less than 2 minutes
Continue with Google
Continue with Linkedin
Continue with Twitter
Report MCQ
Remark*
Report