Q.

The added output of the bits of the interrupt register and the mask register is set as an input of                               

A. priority decoder
B. priority encoder
C. process id encoder
D. multiplexer
Answer» B. priority encoder
Explanation: in a parallel priority
1.4k
0
Do you find this helpful?
17

View all MCQs in

Computer Architecture

Discussion

No comments yet