What is the difference between a shift-right register and a shift-left register?

Related MCQs

• The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains                  
• A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains                  
• A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing                  
• An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output?
• The difference between a PLA and a PAL is:
• The difference between half adder and full adder is                      
• What is the major difference between half- adders and full-adders?
• What is the difference between a ring shift counter and a Johnson shift counter?
• What is the difference between static RAM and dynamic RAM?
• The difference between a PAL & a PLA is