McqMate
| Q. |
In a NAND based S’-R’ latch, if S’=1 & R’=1 then the state of the latch is |
| A. | no change |
| B. | set |
| C. | reset |
| D. | forbidden |
| Answer» A. no change | |
View all MCQs in
Digital Logic Circuits (DLC)No comments yet