McqMate
| Q. |
What is one disadvantage of an S-R flip-flop? |
| A. | it has no enable input |
| B. | it has a race condition |
| C. | it has no clock input |
| D. | invalid state |
| Answer» D. invalid state | |
View all MCQs in
Digital Logic Circuits (DLC)No comments yet