McqMate
Login
Register
Home
Search
Login
Register
Computer Science Engineering (CSE)
Digital Electronics and Logic Design
The NAND gate output will be low if the ...
Q.
The NAND gate output will be low if the two inputs are
A.
0
B.
1
C.
10
D.
11
Answer» D. 11
View all MCQs in:
Digital Electronics and Logic Design
Discussion
Comment
Related Questions
Which of the following gates are added to the inputs of the OR gate to convert it to the NAND gate ?
A TTL NAND gate with IIL(max) of –1.6 mA per input drives eight TTL inputs. How much current does the drive output sink?
A NAND gate's output is LOW if
For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be LOW. What is the status of the Y output?
A certain BCD-to-decimal decoder has active-HIGH inputs and active- LOW outputs. Which output goes LOW when the inputs are 1001?
What should be done with unused inputs to a TTL NAND gate?
The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either
The NOR gate output will be low if the two inputs are
What is the minimum number of two-input NAND gates used to perform the function of two input OR gate ?
The output current capability of a single 7400 NAND gate when HIGH is called
Login to Continue
It will take less than 2 minutes
Continue with Google
Continue with Linkedin
Continue with Twitter
Report MCQ
Remark*
Report