A NAND gate's output is LOW if

Related Questions

• An output gate is connected to four input gates; the circuit does not function. Preliminary tests with the DMM indicate that the power is applied; scope tests show that the primary input gate has a pulsing signal, while the interconnecting node has no signal. The four load gates are all on different ICs. Which instrument will best help isolate the problem?
• NAND. gates are preferred over others because these
• What is the minimum number of two-input NAND gates used to perform the function of two input OR gate ?
• Which of the following gates are added to the inputs of the OR gate to convert it to the NAND gate ?
• What is the minimum number of 2 input NAND gates required to implement the function F = (x'+y') (z+w)
• The NAND gate output will be low if the two inputs are
• How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB
• A TTL NAND gate with IIL(max) of –1.6 mA per input drives eight TTL inputs. How much current does the drive output sink?
• The output current capability of a single 7400 NAND gate when HIGH is called          
• For the device shown here, let all D inputs be LOW, both S inputs be HIGH, and the input be LOW. What is the status of the Y output?