As a general rule, the lower the value of the speed–power product, the better the device because of its:

Related MCQs

• A good rule of thumb for determining the pin numbers of dual-in-line package IC chips would be to place the notch to your right and pin #1 will always be in the lower right corner.
• 8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now
• A J-K lip-lop has its J-input connected to logic level 1 and its input to the Q output pulse is fed to its clock input the flip-flop will now
• Bi-stable devices remain in either of their states unless the inputs force the device to switch its state
• A Karnaugh map is similar to a truth table because it presents all the possible values of input variables and the resulting output of each value.
• The fan-out of a MOS-logic gate is higher than that of TTL gates because of its
• Why are the maximum value of VOL and the minimum value of VOH used to determine the noise margin rather than the typical values for these parameters?
• A 8-bit serial in / parallel out shift register contains the value “8”,           clock signal(s) will be required to shift the value completely out of the register.
• A 8-bit serial in / parallel out shift register contains the value “8”,           clock signal(s) will be required to shift the value completely out of the register.
• AT T0 THE VALUE STORED IN A 4-BIT LEFT SHIFT WAS “1”. WHAT WILL BE THE VALUE OF REGISTER AFTER THREE CLOCK PULSES?