![Mcqmate logo](https://mcqmate.com/public/images/logos/logo-black.png)
![Mcqmate logo](https://mcqmate.com/public/images/logos/logo-white.png)
McqMate
Q. |
VHDL is very strict in the way it allows us to assign and compare such as signals, variables, constants, and literals. |
A. | objects |
B. | logic_vect ors |
C. | designs |
D. | arrays |
Answer» A. objects |
View all MCQs in
Digital Electronics and Logic DesignNo comments yet