In NOR gate based S-R latch if both S and R inputs are set to logic 0, the previous output state is maintained.

Related Questions

• If the S and R inputs of the gated S-R latch are connected together using a gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch)
• The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either
• A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate?
• The NOR gate output will be low if the two inputs are
• A three input NOR gate gives logic high output only when
• The inverter OR-gate and AND gate are called deeision-making elements because they can recognize some input while disregarding others. A gate
• The EXCLUSIVE NOR gate is equivalent to which gate followed by an inverter ?
• If the region beneath the gate is left initially uncharged the gate field must induce a channel before current can flow. Thus the gate voltage enhances the channel current and sucha device is said to operate in the
• The XOR gate will produce a HIGH output if only one but not both of the inputs is HIGH.
• If ICCH is specified as 1.1 mA when VCC is 5 V and if the gate is in a static (noncharging) HIGH output state, the power dissipation (PD) of the gate is