[Solved] A positive edge-triggered flip-flop changes its state when

Computer Science Engineering (CSE)
Digital Electronics and Logic Design
A positive edge-triggered flip-flop chan...

Q.	A positive edge-triggered flip-flop changes its state when
A.	low-to-high transition of clock
B.	high-to-low transition of clock
C.	enable input (en) is set
D.	preset input (pre) is set
Answer» A. low-to-high transition of clock

View all MCQs in: Digital Electronics and Logic Design

Discussion

Related Questions

A positive edge-triggered flip-flop changes its state when
In a positive logic system, logic state 1 corresponds to
In a state diagram, the transition from a current state to the next state is determined by
In synchronous counters the clock input of each of the bistables are connected together so that each changes state at the same time.
8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now
A J-K lip-lop has its J-input connected to logic level 1 and its input to the Q output pulse is fed to its clock input the flip-flop will now
The Unsigned Binary representation can only represent positive binary numbers
Positive logic in a logic circuit is one in which
A positive AND gate is also a negative
In a positive edge triggered JK flip-flop, a low J and low K produces