![Mcqmate logo](https://mcqmate.com/images/logos/logo-black.png)
![Mcqmate logo](https://mcqmate.com/images/logos/logo-white.png)
McqMate
Q. |
Which of the signal can control bus arbitration logic in 8250? |
A. | mr |
B. | ddis |
C. | intr |
D. | rclk |
Answer» B. ddis | |
Explanation: ddis signal goes low when the cpu is reading data from the uart and it also controls the bus arbitration logic. |
View all MCQs in
Embedded and Real Time SystemNo comments yet