The output of latches will remain in set/reset untill                        

Related MCQs

• Why latches are called a memory devices?
• Two stable states of latches are                        
• How many types of latches are __
• When both inputs of SR latches are low, the latch                        
• When both inputs of SR latches are high, the latch goes                        
• In RTL NOR gate, the output is at logic 1 only when all the inputs are at                      
• TTL circuits with “totem-pole” output stage minimize  
• In RTL NOR gate, the output is at logic 1 only when all the inputs are at                        
• In an ECL the output is taken from                      
• When both inputs of a J-K flip-flop cycle, the output will