If the input J is connected through K input of J-K, then flip-flop will behave as a

Related MCQs

• THE FOUR OUTPUTS OF TWO 4-INPUT MULTIPLEXERS, CONNECTED TO FORM A 16-INPUT MULTIPLEXER, ARE CONNECTED TOGETHER THROUGH A 4-INPUT                   GATE
• 8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now
• A J-K lip-lop has its J-input connected to logic level 1 and its input to the Q output pulse is fed to its clock input the flip-flop will now
• If the S and R inputs of the gated S-R latch are connected together using a gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch)
• If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be
• An output gate is connected to four input gates; the circuit does not function. Preliminary tests with the DMM indicate that the power is applied; scope tests show that the primary input gate has a pulsing signal, while the interconnecting node has no signal. The four load gates are all on different ICs. Which instrument will best help isolate the problem?
• In synchronous counters the clock input of each of the bistables are connected together so that each changes state at the same time.
• In Q output of the last flip-flop of the shift register is connected to the data input of the first flip-flop of the shift register.
• In Q output of the last flip-flop of the shift register is connected to the data input of the first flip-flop of the shift register.
• How many two input AND gates and two input OR gates are required to realize Y = BD+CE+AB