The divide-by-60 counter in digital clock is implemented by using two cascading counters:

Related MCQs

• We have a digital circuit. Different parts of circuit operate at different clock frequencies (4MHZ, 2MHZ and 1MHZ), but we have a single clock source having a fix clock frequency (4MHZ), we can get help by
• Consider an up/down counter that counts between 0 and 15, if external input(X) is “0” the counter counts upward (0000 to 1111) and if external input (X) is “1” the counter counts downward (1111 to 0000), now suppose that the present state is “1100” and X=1, the next state of the counter will be
• In synchronous counters the clock input of each of the bistables are connected together so that each changes state at the same time.
• Two 4-bit comparators are cascaded to form an 8-bit comparator. The cascading inputs of the most significant 4 bits should be connected .
• THE HOURS COUNTER IS IMPLEMENTED USING                   
• 8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now
•                  occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay
•                  occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay.
• The sequence of states that are implemented by a n-bit Johnson counter is
• The sequence of states that are implemented by a n-bit Johnson counter is