- Computer Science Engineering (CSE)
- Digital Electronics and Logic Design
- The sequence of states that are implemen...

Q. |
## The sequence of states that are implemented by a n-bit Johnson counter is |

A. | n+2 |

B. | 2n |

C. | 2 raise to power n |

D. | n raise to power 2 |

Answer» B. 2n |

View all MCQs in:
Digital Electronics and Logic Design

- The sequence of states that are implemented by a n-bit Johnson counter is
- Consider an up/down counter that counts between 0 and 15, if external input(X) is “0” the counter counts upward (0000 to 1111) and if external input (X) is “1” the counter counts downward (1111 to 0000), now suppose that the present state is “1100” and X=1, the next state of the counter will be
- 5-BIT JOHNSON COUNTER SEQUENCES THROUGH STATES
- The divide-by-60 counter in digital clock is implemented by using two cascading counters:
- THE HOURS COUNTER IS IMPLEMENTED USING
- A mod-2 counter followed by a mod-5 counter is
- With the use of an electronic counter six capsules are to be filled in bottles automatically. In such a counter what will be the number of flip- flops required ?
- How many illegitimate states has synchronous mod-6 counter ?
- A one-to-four line demultiplexer is to be implemented using a memory. How many bits must each word have ?
- The implementation of simplified sum-of-products expressions may be easily implemented into actual logic circuits using all universal gates with little or no increase in circuit complexity. (Select the response for the blank space that will BEST make the statement true.)

Login to Continue

It will take less than 2 minutes

Report MCQ