Backside bus between L2 cache and MPU is _____ speed

Related MCQs

• The peak bus bandwidth of backside bus (cache bus) is ______ Mbytes/second
• The 80386DX MPU is the ______ entry in the 80386 family
• The ___ bus controller device decodes the signals to produce the control bus signal
• _______family supports both a math co processor and cache memory
• In max mode, control bus signal So,S1 and S2 are sent out in ____________ form
• The pins are _______ data lines and are connected to data bus in system
• The system bus of both Pentium pro and Pentium II processors carry ______ bytes per clock
• In 8086 microprocessor , the address bus is ________ bit wide
• The pin of minimum mode AD0- AD15 has _________ data bus
• In a minimum mode there is a ___________ on the system bus