What is the minimum number of two input NAND gates used to perform the function of two input OR gates?

Related MCQs

• How many two input AND gates and two input OR gates are required to realize Y = BD + CE + AB?
• Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?
• For a NAND gate, struck-at 1 fault in second input line cannot be detected if
• How many two-input AND and OR gates are required to realize Y = CD+EF+G?
•                            expressions can be implemented using either (1) 2-level AND-OR logic circuits or (2) 2-level NAND logic circuits.
• The NAND latch works when both inputs are
• In which of the following gates the output is 1 if and only if at least one input is 1?
• The number of logic gates and the way of their interconnections can be classified as                          
• It is possible for an enable or strobe input to undergo an expansion of two or more MUX ICs to the digital multiplexer with the proficiency of large number of                        
• How many AND gates are required to realize Y = CD + EF + G?