Non inverting dynamic register storage cell consists of                    transistors for nMOS and                    for CMOS.

Related MCQs

• In a four bit dynamic shift register basic nMOS transistor or inverters are connected in
• Register cell consists of
• In four bit dynamic shift register output is obtained
• What is the difference between a shift-right register and a shift-left register?
• The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains                  
• A serial in/parallel out, 4-bit shift register initially contains all 1s. The data nibble 0111 is waiting to enter. After four clock pulses, the register contains                  
• A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing                  
• Why is the fan-out of CMOS gates frequency dependent?
• What must be done to interface TTL to CMOS?
• CMOS refers to