What are the three output conditions of a three-state buffer?

Related MCQs

• The primary purpose of a three-state buffer is usually                          
• What is the function of a buffer circuit?
• The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains                  
• If a DAC has a full-scale, or maximum, output of 12 V and accuracy of 0.1%, then the maximum error for any output voltage is ________.
• Refer to the given figures (a) and (b). A logic analyzer is used to check the circuit in figure (a) and displays the waveforms shown in figure (b). The actual analyzer display shows all four data outputs, Q0-Q3. The analyzer's cursor is placed at position X and all four of the data output lines show a LOW level output. What is wrong, if anything, with the circuit?
• Three decade counter would have
• A bidirectional 4-bit shift register is storing the nibble 1101. Its input is HIGH. The nibble 1011 is waiting to be entered on the serial data-input line. After three clock pulses, the shift register is storing                  
• The output of an AND gate is LOW ________.
• The output of a NOT gate is HIGH when ________.
• The output of an OR gate is LOW when ________.