In a TTL circuit, if an excessive number of load gate inputs are connected,

Related MCQs

• A TTL NAND gate with IIL(max) of –1.6 mA per input drives eight TTL inputs. How much current does the drive output sink?
• An output gate is connected to four input gates; the circuit does not function. Preliminary tests with the DMM indicate that the power is applied; scope tests show that the primary input gate has a pulsing signal, while the interconnecting node has no signal. The four load gates are all on different ICs. Which instrument will best help isolate the problem?
• It is best not to leave unused TTL inputs unconnected (open) because of TTL's
• What should be done with unused inputs to a TTL NAND gate?
• If the region beneath the gate is left initially uncharged the gate field must induce a channel before current can flow. Thus the gate voltage enhances the channel current and sucha device is said to operate in the
• The inverter OR-gate and AND gate are called deeision-making elements because they can recognize some input while disregarding others. A gate
• the number of inputs connected to the gate without any degradation in the
• The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either
• Which of the following gates are added to the inputs of the OR gate to convert it to the NAND gate ?
• If the S and R inputs of the gated S-R latch are connected together using a gate then there is only a single input to the latch. The input is represented by D instead of S or R (A gated D-Latch)