At T0 the value stored in a 4-bit left shift was “1”. What will be the value of register after three clock pulses?

Related MCQs

• AT T0 THE VALUE STORED IN A 4-BIT LEFT SHIFT WAS “1”. WHAT WILL BE THE VALUE OF REGISTER AFTER THREE CLOCK PULSES?
• A bidirectional 4-bit shift register is storing the nibble 1110. Its input is LOW. The nibble 0111 is waiting to be entered on the serial data-input line. After two clock pulses, the shift register is storing .
• The number of clock pulses needed to shift one byte of data from input to the output of a 4-bit shift register is
• A 8-bit serial in / parallel out shift register contains the value “8”,           clock signal(s) will be required to shift the value completely out of the register.
• A 8-bit serial in / parallel out shift register contains the value “8”,           clock signal(s) will be required to shift the value completely out of the register.
• In Q output of the last flip-flop of the shift register is connected to the data input of the first flip-flop of the shift register.
• In Q output of the last flip-flop of the shift register is connected to the data input of the first flip-flop of the shift register.
• Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)
• We have a digital circuit. Different parts of circuit operate at different clock frequencies (4MHZ, 2MHZ and 1MHZ), but we have a single clock source having a fix clock frequency (4MHZ), we can get help by
• If a clock with time period 'T' is used with n stage shift register, then output of final stage will be delayed by