Q.

If VD is less than expected (normal) for a self-biased JFET circuit, then it could be caused by a(n)

A. open rg.
B. open gate lead.
C. fet internally open at gate.
D. all of the above
Answer» D. all of the above
848
0
Do you find this helpful?
1

Discussion

No comments yet