1. Computer Science Engineering (CSE)
  2. High Performance Computing (HPC)
  3. Set 1

High Performance Computing (HPC) Solved MCQs

Take a Test
1.

A CUDA program is comprised of two primary components: a host and a _____.

A. gpu??kernel
B. cpu??kernel
C. os
D. none of above
Answer» A. gpu??kernel
2.

The kernel code is dentified by the ________qualifier with void return type

A. _host_
B. __global__??
C. _device_
D. void
Answer» B. __global__??
3.

The kernel code is only callable by the host

A. true
B. false
Answer» A. true
4.

The kernel code is executable on the device and host

A. true
B. false
Answer» B. false
5.

Calling a kernel is typically referred to as _________.

A. kernel thread
B. kernel initialization
C. kernel termination
D. kernel invocation
Answer» D. kernel invocation
6.

Host codes in a CUDA application can Initialize a device

A. true
B. false
Answer» A. true
7.

Host codes in a CUDA application can Allocate GPU memory

A. true
B. false
Answer» A. true
8.

Host codes in a CUDA application can not Invoke kernels

A. true
B. false
Answer» B. false
9.

CUDA offers the Chevron Syntax to configure and execute a kernel.

A. true
B. false
Answer» A. true
10.

the BlockPerGrid and ThreadPerBlock parameters are related to the ________ model supported by CUDA.

A. host
B. kernel
C. thread??abstraction
D. none of above
Answer» C. thread??abstraction
11.

_________ is Callable from the device only

A. _host_
B. __global__??
C. _device_
D. none of above
Answer» C. _device_
12.

______ is Callable from the host

A. _host_
B. __global__??
C. _device_
D. none of above
Answer» B. __global__??
13.

______ is Callable from the host

A. _host_
B. __global__??
C. _device_
D. none of above
Answer» A. _host_
14.

CUDA supports ____________ in which code in a single thread is executed by all other threads.

A. tread division
B. tread termination
C. thread abstraction
D. none of above
Answer» C. thread abstraction
15.

In CUDA, a single invoked kernel is referred to as a _____.

A. block
B. tread
C. grid
D. none of above
Answer» C. grid
16.

A grid is comprised of ________ of threads.

A. block
B. bunch
C. host
D. none of above
Answer» A. block
17.

A block is comprised of multiple _______.

A. treads
B. bunch
C. host
D. none of above
Answer» A. treads
18.

a solution of the problem in representing the parallelismin algorithm is

A. cud
B. pta
C. cda
D. cuda
Answer» D. cuda
19.

Host codes in a CUDA application can not Reset a device

A. true
B. false
Answer» B. false
20.

Host codes in a CUDA application can Transfer data to and from the device

A. true
B. false
Answer» A. true
21.

Host codes in a CUDA application can not Deallocate memory on the GPU

A. true
B. false
Answer» B. false
22.

Any condition that causes a processor to stall is called as _____.

A. hazard
B. page fault
C. system error
D. none of the above
Answer» A. hazard
23.

The time lost due to branch instruction is often referred to as _____.

A. latency
B. delay
C. branch penalty
D. none of the above
Answer» C. branch penalty
24.

_____ method is used in centralized systems to perform out of order execution.

A. scorecard
B. score boarding
C. optimizing
D. redundancy
Answer» B. score boarding
25.

The computer cluster architecture emerged as an alternative for ____.

A. isa
B. workstation
C. super computers
D. distributed systems
Answer» C. super computers
Tags
Question and answers in High Performance Computing (HPC), High Performance Computing (HPC) multiple choice questions and answers, High Performance Computing (HPC) Important MCQs, Solved MCQs for High Performance Computing (HPC), High Performance Computing (HPC) MCQs with answers PDF download