The flip-flops which operate in synchronism with external clock pulses are known as

Related MCQs

• We have a digital circuit. Different parts of circuit operate at different clock frequencies (4MHZ, 2MHZ and 1MHZ), but we have a single clock source having a fix clock frequency (4MHZ), we can get help by
• The number of clock pulses needed to shift one byte of data from input to the output of a 4-bit shift register is
• AT T0 THE VALUE STORED IN A 4-BIT LEFT SHIFT WAS “1”. WHAT WILL BE THE VALUE OF REGISTER AFTER THREE CLOCK PULSES?
• A bidirectional 4-bit shift register is storing the nibble 1110. Its input is LOW. The nibble 0111 is waiting to be entered on the serial data-input line. After two clock pulses, the shift register is storing .
• At T0 the value stored in a 4-bit left shift was “1”. What will be the value of register after three clock pulses?
• 8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now
•                  occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay
•                  occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay.
• Consider an up/down counter that counts between 0 and 15, if external input(X) is “0” the counter counts upward (0000 to 1111) and if external input (X) is “1” the counter counts downward (1111 to 0000), now suppose that the present state is “1100” and X=1, the next state of the counter will be
• Which of the following logic families has the highest maximum clock frequency?