41: In a ripple counter using edge triggered JK flfp-flops, the pulse input is applied to the

Related MCQs

• Consider an up/down counter that counts between 0 and 15, if external input(X) is “0” the counter counts upward (0000 to 1111) and if external input (X) is “1” the counter counts downward (1111 to 0000), now suppose that the present state is “1100” and X=1, the next state of the counter will be
• 8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now
• A J-K lip-lop has its J-input connected to logic level 1 and its input to the Q output pulse is fed to its clock input the flip-flop will now
• A n-stage ripple counter will count up to
• In a positive edge triggered JK flip-flop, a low J and low K produces
• WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO -------
• A positive edge-triggered flip-flop changes its state when                             
• A positive edge-triggered flip-flop changes its state when                             
• If S=1 and R=0, then Q(t+1) = for positive edge triggered flip-flop
• If S=1 and R=1, then Q(t+1) = for negative edge triggered flip- flop