A pulse train can be delayed by a finite number of clock periods using

Related MCQs

• We have a digital circuit. Different parts of circuit operate at different clock frequencies (4MHZ, 2MHZ and 1MHZ), but we have a single clock source having a fix clock frequency (4MHZ), we can get help by
• 8: A JK flip-lop has its J input connected to logic level 1 and its input to the Q output. A clock pulse is fed to its clock input. The flip-lop will now
• If a clock with time period 'T' is used with n stage shift register, then output of final stage will be delayed by
• A J-K lip-lop has its J-input connected to logic level 1 and its input to the Q output pulse is fed to its clock input the flip-flop will now
• Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)
•                  occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay
•                  occurs when the same clock signal arrives at different times at different clock inputs due to propagation delay.
• 41: In a ripple counter using edge triggered JK flfp-flops, the pulse input is applied to the
• The divide-by-60 counter in digital clock is implemented by using two cascading counters:
• The number of clock pulses needed to shift one byte of data from input to the output of a 4-bit shift register is