McqMate
These multiple-choice questions (MCQs) are designed to enhance your knowledge and understanding in the following areas: Computer Science Engineering (CSE) .
| 51. |
Two important characteristics of CMOS devices are |
| A. | high noise immunity |
| B. | low static power consumption |
| C. | high resistivity |
| D. | both high noise immunity and low static power consumption |
| Answer» D. both high noise immunity and low static power consumption | |
| 52. |
CMOS behaves as a/an |
| A. | adder |
| B. | subtractor |
| C. | inverter |
| D. | comparator |
| Answer» C. inverter | |
| 53. |
An important characteristic of a CMOS circuit is the |
| A. | noise immunity |
| B. | duality |
| C. | symmetricity |
| D. | noise margin |
| Answer» B. duality | |
| 54. |
CMOS logic dissipates power than NMOS logic circuits. |
| A. | more |
| B. | less |
| C. | equal |
| D. | very high |
| Answer» B. less | |
| 55. |
Semiconductors are made of |
| A. | ge and si |
| B. | si and pb |
| C. | ge and pb |
| D. | pb and au |
| Answer» A. ge and si | |
| 56. |
Which chip were the first RTC and CMOS RAM chip to be used in early IBM computers, capable of storing a total of 64 bytes? |
| A. | the samsung 146818 |
| B. | the samsung 146819 |
| C. | the motorola 146818 |
| D. | the motorola 146819 |
| Answer» C. the motorola 146818 | |
| 57. |
The full form of ECL is |
| A. | emitter-collector logic |
| B. | emitter-complementary logic |
| C. | emitter-coupled logic |
| D. | emitter-cored logic |
| Answer» C. emitter-coupled logic | |
| 58. |
Which logic is the fastest of all the logic families? |
| A. | ttl |
| B. | ecl |
| C. | htl |
| D. | dtl |
| Answer» B. ecl | |
| 59. |
Sometimes ECL can also be named as |
| A. | eel |
| B. | cel |
| C. | cml |
| D. | ccl |
| Answer» C. cml | |
| 60. |
In an ECL the output is taken from |
| A. | emitter |
| B. | base |
| C. | collector |
| D. | junction of emitter and base |
| Answer» C. collector | |
| 61. |
The ECL behaves as |
| A. | not gate |
| B. | nor gate |
| C. | nand gate |
| D. | and gate |
| Answer» B. nor gate | |
| 62. |
In ECL the fanout capability is |
| A. | high |
| B. | low |
| C. | zero |
| D. | sometimes high and sometimes low |
| Answer» A. high | |
| 63. |
ECL’s major disadvantage is that |
| A. | it requires more power |
| B. | it’s fanout capability is high |
| C. | it creates more noise |
| D. | it is slow |
| Answer» A. it requires more power | |
| 64. |
The full form of SCFL is |
| A. | source-collector logic |
| B. | source-coupled logic |
| C. | source-complementary logic |
| D. | source cored logic |
| Answer» B. source-coupled logic | |
| 65. |
The equivalent of emitter-coupled logic made out of FETs is called |
| A. | cml |
| B. | scfl |
| C. | fecl |
| D. | efcl |
| Answer» B. scfl | |
| 66. |
ECL was invented in by |
| A. | 1956, baker clamp |
| B. | 1976, james r. biard |
| C. | 1956, hannon s. yourke |
| D. | 1976, yourke |
| Answer» C. 1956, hannon s. yourke | |
| 67. |
At the time of invention, an ECL was called as |
| A. | source-coupled logic |
| B. | current mode logic |
| C. | current-steering logic |
| D. | emitter-coupled logic |
| Answer» C. current-steering logic | |
| 68. |
The ECL circuits usually operates with |
| A. | negative voltage |
| B. | positive voltage |
| C. | grounded voltage |
| D. | high voltage |
| Answer» A. negative voltage | |
| 69. |
Low-voltage positive emitter-coupled logic (LVPECL) is a power optimized version of |
| A. | ecl |
| B. | vecl |
| C. | pecl |
| D. | lecl |
| Answer» C. pecl | |
| 70. |
Transistor–transistor logic (TTL) is a class of digital circuits built from |
| A. | jfet only |
| B. | bipolar junction transistors (bjt) |
| C. | resistors |
| D. | bipolar junction transistors (bjt) and resistors |
| Answer» D. bipolar junction transistors (bjt) and resistors | |
| 71. |
TTL was invented in 1961 by |
| A. | baker clamp |
| B. | james l. buie |
| C. | chris brown |
| D. | frank wanlass |
| Answer» B. james l. buie | |
| 72. |
The full form of TCTL is |
| A. | transistor-coupled transistor logic |
| B. | transistor-capacitor transistor logic |
| C. | transistor-complemented transistor logic |
| D. | transistor-complementary transistor logic |
| Answer» A. transistor-coupled transistor logic | |
| 73. |
The ancestor to the first personal computers. |
| A. | param 1 |
| B. | satyam 1 |
| C. | kenbak 1 |
| D. | mits altair |
| Answer» C. kenbak 1 | |
| 74. |
TTL inputs are the emitters of a |
| A. | transistor-transistor logic |
| B. | multiple-emitter transistor |
| C. | resistor-transistor logic |
| D. | diode-transistor logic |
| Answer» B. multiple-emitter transistor | |
| 75. |
TTL is a |
| A. | current sinking |
| B. | current sourcing |
| C. | voltage sinking |
| D. | voltage sourcing |
| Answer» A. current sinking | |
| 76. |
Standard TTL circuits operate with a volt power supply. |
| A. | 2 |
| B. | 4 |
| C. | 5 |
| D. | 3 |
| Answer» C. 5 | |
| 77. |
A TTL gate may operate inadvertently as an |
| A. | digital amplifier |
| B. | analog amplifier |
| C. | inverter |
| D. | regulator |
| Answer» B. analog amplifier | |
| 78. |
Which statement below best describes a Karnaugh map? |
| A. | it is simply a rearranged truth table |
| B. | the karnaugh map eliminates the need for using nand and nor gates |
| C. | variable complements can be eliminated by using karnaugh maps |
| D. | a karnaugh map can be used to replace boolean rules |
| Answer» A. it is simply a rearranged truth table | |
| 79. |
Which of the examples below expresses the commutative law of multiplication? |
| A. | a + b = b + a |
| B. | a • b = b + a |
| C. | a • (b • c) = (a • b) • c |
| D. | a • b = b • a |
| Answer» D. a • b = b • a | |
| 80. |
The Boolean expression Y = (AB)’ is logically equivalent to what single gate? |
| A. | nand |
| B. | nor |
| C. | and |
| D. | or |
| Answer» A. nand | |
| 81. |
The systematic reduction of logic circuits is accomplished by: |
| A. | symbolic reduction |
| B. | ttl logic |
| C. | using boolean algebra |
| D. | using a truth table |
| Answer» C. using boolean algebra | |
| 82. |
Each “1” entry in a K-map square represents: |
| A. | a high for each input truth table condition that produces a high output |
| B. | a high output on the truth table for all low input combinations |
| C. | a low output for all possible high input conditions |
| D. | a don’t care condition for all possible input truth table combinations |
| Answer» A. a high for each input truth table condition that produces a high output | |
| 83. |
Each “0” entry in a K-map square represents: |
| A. | a high for each input truth table condition that produces a high output |
| B. | a high output on the truth table for all low input combinations |
| C. | a low output for all possible high input conditions |
| D. | a don’t care condition for all possible input truth table combinations |
| Answer» A. a high for each input truth table condition that produces a high output | |
| 84. |
Looping on a K-map always results in the elimination of |
| A. | variables within the loop that appear only in their complemented form |
| B. | variables that remain unchanged within the loop |
| C. | variables within the loop that appear in both complemented and uncomplemented form |
| D. | variables within the loop that appear only in their uncomplemented form |
| Answer» C. variables within the loop that appear in both complemented and uncomplemented form | |
| 85. |
Which of the following expressions is in the sum-of-products form? |
| A. | (a + b)(c + d) |
| B. | (a * b)(c * d) |
| C. | a* b *(cd) |
| D. | a * b + c * d |
| Answer» D. a * b + c * d | |
| 86. |
What is an ambiguous condition in a NAND based S’-R’ latch? |
| A. | s’=0, r’=1 |
| B. | s’=1, r’=0 |
| C. | s’=1, r’=1 |
| D. | s’=0, r’=0 |
| Answer» D. s’=0, r’=0 | |
| 87. |
In a NAND based S’-R’ latch, if S’=1 & R’=1 then the state of the latch is |
| A. | no change |
| B. | set |
| C. | reset |
| D. | forbidden |
| Answer» A. no change | |
| 88. |
A NAND based S’-R’ latch can be converted into S-R latch by placing |
| A. | a d latch at each of its input |
| B. | an inverter at each of its input |
| C. | it can never be converted |
| D. | both a d latch and an inverter at its input |
| Answer» D. both a d latch and an inverter at its input | |
| 89. |
The difference between a flip-flop & latch is |
| A. | both are same |
| B. | flip-flop consist of an extra output |
| C. | latches has one input but flip-flop has two |
| D. | latch has two inputs but flip-flop has one |
| Answer» C. latches has one input but flip-flop has two | |
| 90. |
How many types of flip-flops are? |
| A. | 2 |
| B. | 3 |
| C. | 4 |
| D. | 5 |
| Answer» C. 4 | |
| 91. |
The S-R flip flop consist of |
| A. | 4 and gates |
| B. | two additional and gates |
| C. | an additional clock input |
| D. | 3 and gates |
| Answer» B. two additional and gates | |
| 92. |
What is one disadvantage of an S-R flip-flop? |
| A. | it has no enable input |
| B. | it has a race condition |
| C. | it has no clock input |
| D. | invalid state |
| Answer» D. invalid state | |
| 93. |
One example of the use of an S-R flip-flop is as |
| A. | racer |
| B. | stable oscillator |
| C. | binary storage register |
| D. | transition pulse generator |
| Answer» C. binary storage register | |
| 94. |
When is a flip-flop said to be transparent? |
| A. | when the q output is opposite the input |
| B. | when the q output follows the input |
| C. | when you can see through the ic packaging |
| D. | when the q output is complementary of the input |
| Answer» B. when the q output follows the input | |
| 95. |
On a positive edge-triggered S-R flip-flop, the outputs reflect the input condition when |
| A. | the clock pulse is low |
| B. | the clock pulse is high |
| C. | the clock pulse transitions from low to high |
| D. | the clock pulse transitions from high to low |
| Answer» C. the clock pulse transitions from low to high | |
| 96. |
What is the hold condition of a flip-flop? |
| A. | both s and r inputs activated |
| B. | no active s or r input |
| C. | only s is active |
| D. | only r is active |
| Answer» B. no active s or r input | |
| 97. |
One example of the use of an S-R flip-flop is as |
| A. | transition pulse generator |
| B. | racer |
| C. | switch debouncer |
| D. | astable oscillator |
| Answer» C. switch debouncer | |
| 98. |
The truth table for an S-R flip-flop has how many VALID entries? |
| A. | 1 |
| B. | 2 |
| C. | 3 |
| D. | 4 |
| Answer» C. 3 | |
| 99. |
When both inputs of a J-K flip-flop cycle, the output will |
| A. | be invalid |
| B. | change |
| C. | not change |
| D. | toggle |
| Answer» C. not change | |
| 100. |
Which of the following is correct for a gated D-type flip-flop? |
| A. | the q output is either set or reset as soon as the d input goes high or low |
| B. | the output complement follows the input when enabled |
| C. | only one of the inputs can be high at a time |
| D. | the output toggles if one of the inputs is held high |
| Answer» A. the q output is either set or reset as soon as the d input goes high or low | |
Done Studing? Take A Test.
Great job completing your study session! Now it's time to put your knowledge to the test. Challenge yourself, see how much you've learned, and identify areas for improvement. Don’t worry, this is all part of the journey to mastery. Ready for the next step? Take a quiz to solidify what you've just studied.